10.5120/ijais14-451215
- Aparna N and Mamatha H R and Dheerendra Singh Tomar and Rakesh Kumar 2014. Design of SD/eMMC Protocol Compliance Solutions. International Journal of Applied Information Systems. 7, 7 (August 2014), 33-36. DOI=http://dx.doi.org/10.5120/ijais451215
-
@article{10.5120/ijais2017451568, author = {Aparna N and Mamatha H R and Dheerendra Singh Tomar and Rakesh Kumar}, title = {Design of SD/eMMC Protocol Compliance Solutions}, journal = {International Journal of Applied Information Systems}, issue_date = {August 2014}, volume = {7}, number = {}, month = {August}, year = {2014}, issn = {}, pages = {33-36}, numpages = {}, url = {/archives/volume7/number7/670-1215}, doi = { 10.5120/ijais14-451215}, publisher = { xA9 2013 by IJAIS Journal}, address = {} } -
%1 451215 %A Aparna N %A Mamatha H R %A Dheerendra Singh Tomar %A Rakesh Kumar %T Design of SD/eMMC Protocol Compliance Solutions %J International Journal of Applied Information Systems %@ %V 7 %N %P 33-36 %D 2014 %I xA9 2013 by IJAIS Journal
Abstract
Protocol Validation is an important step in validating the I/O interface of the System on Chip (SoC). In developing the protocol compliance solutions for validating the Secure Digital/Embedded Multi Media Controller (SD/eMMC) protocol, the main intention is to capture the behavior of protocol under various physical conditions using a Logic Analyzer (LA). LA facilitates more capture of data and offers more number of channels and is more cost effective compared to existing Digital Storage Oscilloscope (DSO) methodology. In addition to decode, the solution is capable of carrying out the analysis of the data captured and decoded from LA. Analysis functionality includes command-response analysis, cyclic redundancy check, integrity check and flow analysis that assess and reports the functionality and performance of the protocol under variations of temperature & voltage conditions. Analyzer helps in tracing out all kind of deviations from the specifications and standards defined for SD and eMMC.
References
- Digital Storage Oscilloscope specifications, Agilent http://www. home. agilent. com/en/pd-1632466-pn- MSO9404A/oscilloscope-4-ghz-4-analog-plus-16-digital-channels
- Logic Analyzer, Saleae, https://www. saleae. com/logic
- Embedded Multi-Media card, JEDEC eMMC Electrical Standard, Ver4. 5, http://www. jedec. org/sites/default/files/docs/JESD84- A441. pdf
- Secure Digital card, SD Physical layer simplified specificationVer3. 01, https://www. sdcard. org/downloads/pls/simplified_specs/part1_410. pdf
- Pytables user's guide, http://pytables. github. io/usersguide/tutorials. html
- Fey G, Drechsler R, "Improving simulation based verification based on formal methods" In Proc. Design Automation Conference (DAC) pp 640-643, January 2004
- Nguyen, M. D. , Thalmaier, M. Wedler, M. , Stoffel, D. , Kunz, W. ; Bormann, J. , "A re-use methodology for formal SoC protocol compliance verification" In Proc. IEEE International Symposium VLSI, pp. 1-6, 2005
- Ping Yeung, Larsen K, "Practical Assertion based formal verification for SoC design" In Proc. IEEE International Symposium VLSI, pp. 58-61,November 2005
- LI Hai, YU Yue-yue, LIU Chang, CUI Li-na, "A protocol Analysis Platform based on open source software" In Proc. IEEE Conference on Instrumentation & Measurement, Computer, Communication and Control, pp. 846-849, June 2012
- Data sheet, Agilent Technologies, http://cp. literature. agilent. com/litweb/pdf/59903746EN. Pdf
- Intel documents: High level architectures, Board schematics, Equipment user guides
- Chipsets details, Intel documents, http://www. download. intel. com/design/chipsets/labtour/PVPT_WhitePaper. pdf
- Pattern search algorithm, Knuth Morris Pratt, Wikipedia, http://en. wikipedia. org/wiki/Knuth%E2%80%93Morris%E2%80%93Pratt_algorithm
Keywords
Digital Storage Oscilloscope Embedded Multi Media Controller, Logic Analyzer, Secure Digital, System on Chip.
